In this paper we provide experimental evidence that digital VLSI circuit designs using an earlier proposed DFT method called segmented scan may be testable using fewer tests than needed for unsegmented scan versions of the same designs. Results on ISCAS 89 benchmark circuits show that the test set sizes for detecting stuck-at faults in segmented scan designs may be lower than the lower bounds on test set sizes for unsegmented scan versions. Thus, segmented scan design may be a way to achieve minimal test set sizes for digital VLSI circuits.
Introduction
Test of manufactured VLSI devices is essential to screen out defective parts. As the cost of testing increases with the number of gates in VLSI designs, methods to reduce test costs has been extensively studied.
The size of test sets determines the test application time and hence affects the cost of testing. Recent methods using on-chip decompression logic that permit using encoded tests have dramatically reduced test application times and test data volumes. Reduction in test set sizes will further reduce test costs. Another approach to reduce test costs is to use built-in-self test (BIST) that alleviates the need for expensive external testers. However, typically BIST requires additional on-chip logic for test points and X-masking to achieve high fault coverage and compact signature of test responses, respectively. Furthermore, using BIST to achieve complete fault coverage, additional top-off tests are often needed. Thus, it is important to investigate methods to reduce the sizes of deterministic test sets to detect target faults.
Another important requirement of tests is that they should not cause abnormal power consumption during test application to avoid yield loss caused due to tests failing good devices and to also avoid damaging devices being tested potentially causing malfunctions during their normal use. A design for test (DFT) method called segmented scan design was proposed earlier to derive tests that require lower power consumption during test. Earlier studies on segmented scan have shown that such designs facilitate achieving higher coverage of delay faults whilst reducing power consumption during test. In this paper we present experimental evidence that segmented scan, while reducing power consumption during test, may also facilitate generating test sets that are considerably smaller than those obtained using un-segmented scan designs. Specifically, we present experimental results on test sets for stuck-at faults in ISCAS 89 benchmark circuits with sizes smaller than the lower bounds on stuck-at fault test set sizes for un-segmented scan versions of the circuits.
Scan design is universally used to reduce test generation effort to achieve high fault coverage. Methods to derive test sets of minimal sizes for scan designs have been extensively studied [1] [2] [3] [4] [5] [6] . An additional requirement on manufacturing tests is avoidance of abnormal power consumption during test. Abnormal power consumption during test is caused by the non-functional nature of scan based tests which may cause many more gates in the design to switch states during test application compared to the number that switch during functional operation. Higher switching activity in circuits cause higher power consumption and supply voltage droops, which may damage the devices being tested and/or fail good devices in test [7] . Several works to reduce abnormal switching activity during scan-based test have been proposed [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . These include pattern ordering [11] , hardware based techniques that add additional design for test (DFT) logic or modify the circuit to be tested [8] [9] [10] 12] , scan based tests restricted to functional operation [13] and procedures to generate tests causing reduced switching activity during test application [14] [15] [16] [17] [18] . In this work we study designs employing the DFT technique called segmented scan [8] [9] [10] . Segmented scan was originally proposed to reduce switching activity during shifting of test patterns in to scan chains [8] . Later it was investigated to reduce switching activity during test response capture phases [10, 19] and was also investigated for increasing delay fault coverage [20] . In the next section we will describe segmented scan and the previous investigations into the properties of segmented scan designs related to scan based tests. In this work we investigate segmented scan for deriving minimal size test sets for stuck-at faults.
The main contribution of this work is providing experimental evidence that for segmented scan designs stuckat fault test sets have considerably smaller sizes than for un-segmented scan designs. Further, the test set sizes for segmented scan designs are often smaller than the known lower bounds on test set sizes for un-segmented scan designs. For example, the aggregate number of tests to detect all detectable single stuck-at faults for segmented scan designs is less by approximately 15% compared to the sum of the lower bounds on the test set sizes for un-segmented IS-CAS 89 circuits. In comparison to the known smallest test set sizes for un-segmented ISCAS 89 circuits the tests for segmented versions are smaller by approximately 17%.
For the purpose of simplifying discussions, in this work we assume that the designs have a single functional clock that drives all scan cells in the designs. The remainder of the paper is organized as follows. In Section 2 segmented scan design is described together with a review of earlier works that considered test generation for segmented scan designs. In Section 3 the proposed method to generate tests for stuck-at faults in segmented scan designs is described followed by experimental results on ISACS 89 benchmark circuits in Section 4. Section 5 concludes the paper.
Preliminaries
In this section first segmented scan is described followed by a review of related earlier works. Then we discuss strategies for test generation for stuck-at faults in designs with segmented scan.
Segmented scan
Partitioning scan chains into two or more segments was first proposed in [8] to reduce switching activity caused by scan shifting. During each scan shift, a large number of scan cells may switch states causing high switching activ- ity in the scan cells as well as in the combinational logic of the circuit under test. To reduce this switching activity, a scan chain is partitioned into near equal length segments as shown in Figure 1 . In Figure 1a a single scan chain is shown. Figure 1b illustrates the scan chain partitioned into three equal length scan segments. All segments are connected to the same scan input and to the same scan output through tri-state buffers. Each segment can be clocked independently. The SO , = 1, 2, and 3, signals control tri-state buffers for scanning out responses from individual segments. In segmented scan designs, a test for stuckat faults is applied in the following manner. The test is scanned in segment by segment and then a capture cycle is applied to all segments at the same time [8] or to one or more segments at a time [10, 19] followed by scanning out the test response one segment at a time by turning on the appropriate tri-states. If not all segments are clocked at a time to capture test responses, switching activity caused by the capture cycles is also reduced compared to that in un-segmented scan designs in which all scan cells capture test response during one capture cycle. It should be pointed out that designs with multiple scan chains can be considered as segmented scan designs when each scan chain (or a segment of a scan chain if the multiple scan design employs segmentation of scan chains) can be independently clocked. The design flow to provide independent (gated) clocks for segments and scan chains in multiple scan chain designs is accommodated in industrial designs by specifying the segments and the control logic for gated clocks at the top level of the design prior to synthesis [8, 9] . Thus, tests for stuck-at faults and at-speed tests for delay faults can be applied to the resulting designs without additional post synthesis design effort.
In segmented scan designs after each test pattern is loaded, capture clock cycles are applied to selected segments to capture the circuit responses to the test. In our work we apply one capture clock to each segment once after each pattern is loaded. The order in which the capture cycles are applied to segments may change from test pattern to test pattern. However for the simplicity of design we change the order of capture cycles in a cyclic manner as suggested in [19] . As an example consider a design with four segments and let C , = 1, 2, 3, and 4, denote the capture cycle applied to the ith segment. Then by the capture cycle order (C 1 , C 3 , C 4 , C 2 ) we mean applying capture cycle to segment 1, then to segment 3 followed by applying to segment 4 and then to segment 2. For a design with four segments there are 4! = 24 different orders of applying capture cycles once after scanning in a pattern. In general r! orders of capture cycle orders for designs with segment. In this work we only consider r different orders obtained by cyclically rotating a fixed order. For example, for a design with four segments we use capture cycle orders (C 1 ,
and (C 2 C 3 , C 4 , C 1 ) which are obtained by cyclically rotating (C 1 , C 2 , C 3 , C 4 ). In general for a design with segments, we use capture cycle orders obtained by cyclically rotating the order (C 1 , C 2 , . . . , C ( −1) , C ).
In testing designs with scan, the test patterns are loaded in to scan chains typically at a much lower clock frequency than the frequency of the system clock which is used to capture the test responses. Thus the time to apply a test is essentially determined by the time for loading a pattern. For this reason, time to test a scan design is determined by the number of scan loads, which is the number of test patterns. Hence, in comparing test set sizes for un-segmented and segmented scan designs we use the number of scan loads by considering the number of scan loads and the number of test patterns to have the same meaning.
We believe it is worthwhile to make the following points regarding segmented scan designs. Current industrial designs of large VLSI devices use on-chip test data decompressors and response compactors to achieve reduced test application time and test data volume. In order to reduce circuit switching activity during test application, extra logic is used, for example to control on-chip decompressors to determine the data shifted in to the scan chains [18] . Additionally, almost all methods used to reduce circuit switching activity during scan shifting and/or test response capture typically increase the number of test patterns [14] [15] [16] [17] [18] . On the other hand, segmented scan designs are inherently capable of reducing circuit switching activity both during scan chain shifting and during test response capture. This reduction of switching activity can be obtained without modifying the on-chip decompressors. Additionally, as demonstrated in this work segmented scan helps reduce the number of scan loads (test patterns) required to achieve maximum fault coverage of stuck-at faults and can be expected to reduce test pattern counts for other fault models as well.
Review of related work
As discussed earlier, segmented scan was first proposed in [8] to reduce circuit switching activity during scan chain shifting. In [10, 19] it was observed that the same fault coverage of stuck-at faults as for the un-segmented scan designs can be achieved for segmented scan versions of the designs whilst reducing the circuit switching activity by capturing test responses in single segments. However, in order to achieve complete coverage of all testable single stuck-at faults additional logic was used in [10] . Furthermore, the method of [10] could lead to unbalanced lengths of scan segments that could increase the effective lengths of test patterns. In [19] tests using multiple orders of applying capture cycles to segments was shown to guarantee achieving complete coverage of stuck-at faults. Specifically, as long as capture cycle orders used to generate tests include each segment as the first one to receive a capture cycle in tests, complete fault coverage can be obtained. The capture cycle orders that are obtained by cyclically rotating the order (C 1 , C 2 , . . . , C ( −1) , C ) meets this requirements for a design with segments. For example considers a design with four segments. First generate tests with segment capture cycle order (C 1 , C 2 , C 3 , C 4 ), followed by generating tests with segment capture cycle order (C 4 , C 1 , C 2 , C 3 ), followed by tests with capture order (C 3 , C 4 , C 1 , C 2 ) and finally tests with capture order (C 2 , C 3 , C 4 , C 1 ). Note that tests based on the four segment capture orders (C 1 , C 2 , C 3 ,
in any order will detect all detectable faults as long as all the four segment capture orders are attempted during test generation. In [19] all ! orders of these segment capture orders were considered in a branch and bound procedure in test generation to derive test sets of minimal size. How-ever, the run time was very high due to the large number of test generation runs to find minimal test sets and for a majority of the ISCAS 89 circuits reported in [19] the test set sizes were higher than those for unsegmented versions of the circuits. This work motivated our study reported in this paper to generate tests using a minimal number of orders of test generation. We use a test generation procedure using single order of the segment capture orders obtained by cyclically rotating the capture order (C 1 , C 2 , . . . , C ( −1) , C ). In [20] tests for delay faults in segmented scan designs were considered. It was shown that the fault coverage for transition faults is considerably higher for segmented scan designs compared to that for un-segmented scan designs [20] . For several ISACAS 89 benchmark circuits it was shown that using segmented scan it is possible to achieve the same transition fault coverage as when utilizing enhanced scan using three latch scan cells which achieve the maximum achievable fault coverage. In this work, we consider generation of small test sets for stuck-at faults in segmented scan designs.
Overview of the proposed test generation method
In Figure 2 we show the timing diagram for the proposed application of tests for stuck-at faults in segmented scan designs with three segments. CLK is the clock signal for un-segmented scan chain design. SC stands for scan cycle and CC stands for capture cycle. As discussed earlier, for segmented scan designs, a test for stuck-at faults is applied in the following manner. The test is scanned in segment by segment and a capture cycle is applied to one segment at a time sequentially. This means that the contents of the segment capturing test response changes from the contents that were scanned in. Additionally, it is important to note that capture cycles are applied to one segment at a time after each scan load. However, the response captured in a segment is not disturbed when a capture cycle is applied to another segment. Thus for each scan load three different tests (in general as many tests as the number of segments in the design) are applied. However for each such sequence of derived tests each segment captures test response for only one test. The order in which capture cycles are applied determines which faults are detected by a scanned in test. As noted earlier, in order to insure that all stuck-at faults that are detectable in un-segmented scan designs are also detected using segmented scan designs we use capture cycle orders derived by cyclically rotating the order (C 1 , C 2 , . . . , C ( −1) , C ). For example for the three segment case, tests may have to be applied in three orders (C 1 , C 2 , C 3 ), (C 2 , C 3 , C 1 ) and (C 3 , C 1 , C 2 ). The test generation procedure we used only considered these orders of capture cycles. This is described in the next section.
The proposed test generation procedure
The results reported in [19] were obtained using a greedy procedure to upper bound the number of tests needed to detect all single stuck-at faults followed by a branch-andbound procedure of test generation to find the order of a set of cyclical capture orders such that the size of the test set is minimum. This resulted in a very large run time.
In this section, we demonstrate that, one can reduce the pattern counts for stuck-at faults using segmented scan design without excessively searching all possible capture application schemes for segmented scan designs. Sometimes the test pattern counts we obtain are lower than the known lower bounds on the number of test patterns for stuck-at faults in un-segmented versions of the same designs.
The pseudo code of the test pattern generation method we used for stuck-at faults in segmented scan design is presented in Figure 3 . The scan segments are clocked in cyclic sequences derived from (C 1 , C 2 . . ., C ). The combinations of cyclic sequences are stored in ORDER, as given in Step 2. From Step 5 to Step 9, for each cyclic sequence in ORDER, a dynamic compaction test generation on the remaining undetected faults is performed using the corresponding capture order of segments in the cyclic sequence . If a test is generated it is added to TEST. At the end of test generation using capture order , UF will be updated to be the set of yet undetected faults. After test generation with r! orders of capture cycles the test set detects all detectable faults. The test set is reverse order fault simulated [21] on all detectable faults to reduce its size. From while UF ≠ NULL 7.
{ run ATPG with dynamic compaction on UF using capture order j 8.
insert generated tests in to TEST } 9.
Update UF to be the set of the current undetected faults } 10. UF = all detectable stuck-at faults of unsegmented scan design 11. Reverse order fault simulate TEST on UF this procedure we can see that only fixed set of capture orders is used. That is, in the worst case, only combinations of capture orders are tried for test generation in contrast to the worst case of ! capture orders attempted in [19] .
Experimental results
We implemented a test generator for stuck-at faults for un-segmented and for segmented scan designs using the procedure given above and applied to ISCAS-89 benchmark circuits with two, three and four segments. For all circuits all the detectable faults were detected both in the un-segmented scan and in segmented scan versions.
The results on test set sizes are reported in Table 1 . For the sake of comparison we also include the largest known lower bounds on the test set sizes for the un-segmented versions as well as the smallest sizes of test sets reported in the open literature for the un-segmented ISCAS 89. These test sets as well as the lower bounds were reported in [3] . The number of scan loads for un-segmented and segmented circuits is equal to the test set sizes. In Table 1 , after the circuit name, we give the lower bound on test set sizes for the un-segmented circuits, followed by the test set sizes reported in [3] and the test set sizes obtained by the test generator we used for the un-segmented scan designs. Next we give the test set sizes for segmented scan circuits using 2, 3 and 4 segments. In the last row of Table 1 we include the sum of all test set sizes for each column as Total.
From Table 1 we observe that the test set sizes for unsegmented circuits obtained in [3] are equal to or very close to the known lower bounds on test set sizes. The test generator we used generates a total of 2023 tests for the unsegmented circuits compared to a total of 1784 tests in [3] . sults presented show that often the sizes of stuck-at test sets for segmented scan versions of circuits are smaller and some times even smaller than the lower bounds on the test set sizes for the un-segmented scan versions of the same circuits. Thus segmented scan designs have the property of reduced power consumption during scan shift and capture cycles of scan based tests as well as needing fewer tests to deliver complete stuck-at fault coverage. Segmented scan circuits can also deliver higher delay fault coverage as shown earlier [20] . In the future it will be interesting to investigate test generation for segmented scan designs to derive smaller test sets for other fault models such as transition faults, small delay faults etc.
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